

[illegible]

A

JC932 U.S. PTO

09/685481

By: Isabell Ogata
Name: Isabell Ogata

(PTO TRANSMITTAL – FILING UNDER 37 CFR 1.53(b))

- ☒ Enclosed is a copy of the prior application; including the specification, claims, drawings, oath or declaration showing the applicant's signature, and any amendments referred to in the oath or declaration filed to complete the prior application. (It is noted that no amendments referred to in the oath or declaration filed to complete the prior application introduced new matter therein.) The continuing application is as follows: 22 pages of specification, 18 claims, 1 page of abstract, 8 sheets of informal drawings, and 5 pages of oath or declaration.
- ☒ The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.
- ☒ Amend the specification by inserting before the first line the sentence: "This application is a Continuation of application Serial No. 08/987,911, filed December 9, 1997, entitled "METHOD OF, SYSTEM FOR, AND COMPUTER PROGRAM PRODUCT FOR PROVIDING EFFICIENT UTILIZATION OF MEMORY HIERARCHY THROUGH CODE RESTRUCTURING", which application is incorporated herein by reference."
- ☒ A preliminary amendment is enclosed. (Claims added by this amendment have been properly numbered consecutively beginning with the number next following the highest numbered original claim in the prior application.)
- ☒ The fee has been calculated as shown below in the "Claims as Filed" table.

CLAIMS AS FILED

Number of Claims Filed	In Excess of:	Number Extra	Rate	Fee
Basic Filing Fee				\$710.00
Total Claims				
18	20	0	x \$18.00 =	\$0.00
Independent Claims				
3	3	0	x \$80.00 =	\$0.00
MULTIPLE DEPENDENT CLAIM FEE				\$0.00
TOTAL FILING FEE				\$710.00

- ☒ A charge to Deposit Account No. 09-0460 in the amount of \$710.00 to cover the Filing Fee.
- ☒ Submission of Formal Drawings: 8 sheets.
- ☒ The prior application is assigned of record to International Business Machines Corporation.
- ☒ An Information Disclosure Statement and Form PTO-1449 are enclosed.
- ☒ The Power of Attorney in the prior application is to:

Prentiss W. Johnson, Reg. No. 33,123; David J. Kappos, Reg. No. 34,357; Ingrid M. Foerster, Reg. No. 36,511, Christopher A. Hughes, Reg. No. 26,914; John E. Hoel, Reg. No. 26,279; Edward A. Pennington, Reg. No. 32,588, and Joseph C. Redmond, Jr., Reg. No. 18,753, of IBM Corporation, San Jose, California 95141-1003.

and

George H. Gates, Reg. No. 33,500, and Victor G. Cooper, Reg. No. 39,641, of the law firm of Gates & Cooper, Los Angeles, California 90045.

☒ Address all future communications to the Attention of **George H. Gates at Gates & Cooper, Howard Hughes Center, 6701 Center Drive West, Suite 1050, Los Angeles, California 90045, Telephone: (310) 641-8797.**

☒ A return postcard is enclosed.

Please consider this a PETITION FOR EXTENSION OF TIME for a sufficient number of months to enter these papers, if appropriate.

Please charge all fees to Deposit Account No. 09-0460 of IBM Corporation, the assignee of the present application. A duplicate of this paper is enclosed.

GATES & COOPER
Howard Hughes Center
6701 Center Drive West, Suite 1050
Los Angeles, CA 90045
(310) 641-8797

By: _____

Name: George H. Gates

Reg. No.: 33,500

GHG/io

09-0460-1050

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Dz Ching Ju et al. Examiner: Ted T. Vo
Serial No.: Group Art Unit: 2762
Filed: Docket: ST9-95-010US2
Title: METHOD OF, SYSTEM FOR, AND COMPUTER PROGRAM PRODUCT
FOR PROVIDING EFFICIENT UTILIZATION OF MEMORY HIERARCHY
THROUGH CODE RESTRUCTURING

CERTIFICATE OF MAILING UNDER 37 CFR 1.10

'Express Mail' mailing label number. EL540750213US

Date of Deposit: October 10, 2000

I hereby certify that this paper or fee is being deposited with the United States Postal Service 'Express Mail Post Office To Addressee' service under 37 CFR 1.10 and is addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.

By: Isabell Ogata
Name: Isabell Ogata

PRELIMINARY AMENDMENT

Assistant Commissioner for Patents
Washington, D.C. 20231

Dear Sir:

Prior to a first Office Action, please amend the above-identified application as follows:

IN THE CLAIMS

Please amend claims 1, 2, 3, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 17, and 18 as follows:

1. (AMENDED) A method of restructuring a program comprising basic blocks for execution by a processor having a memory hierarchy [comprising] comprised of a plurality of levels, the method comprising the steps of:
 - a) constructing a Program Execution Graph (PEG) corresponding to a first level of the memory hierarchy from control flow and frequency information from a profile of the program, the PEG comprising a weighted undirected graph comprising nodes and edges, each node representing a [the] basic block[s] , each [and] edge[s] representing a transfer of control between a pair[s] of the basic blocks, each of the nodes having a weight equal to the size of the basic block represented by the node, and each of the edges having a weight equal to a frequency of transition between a pair of basic blocks represented by a pair of nodes connected by the edge;

b) for the first level of the memory hierarchy, partitioning the nodes of the PEG into clusters, such that a sum of weights of the edges whose endpoints are in different clusters is minimized, and such that, for any cluster, a sum of weights of the nodes in the cluster is no greater than an upper bound corresponding to a size of the first level of the memory hierarchy; and

c) restructuring the basic blocks into contiguous code corresponding to the clusters, such that the basic blocks that communicate extensively with each other are on a same level of the memory hierarchy, in order to reduce communications between the basic blocks across the levels of the memory hierarchy.

2. (AMENDED) The method of claim 1 further comprising the steps of:

d) for a next level of the memory hierarchy, constructing a next PEG from the clusters of the partitioned PEG, such that a node in the next PEG corresponds to a cluster in the partitioned PEG, and such that there is an edge between two nodes in the next PEG if there is an edge between components of the clusters represented by the two nodes; and

e) assigning a weight to each node of the next PEG; [and]

f) assigning a weight to an edge between a pair of nodes of the next PEG representing a pair of clusters of the partitioned PEG, the edge weight being a summation of weights of edges in the partitioned PEG having endpoints in the pair of clusters in the partitioned PEG; and

g) partitioning the nodes of the next PEG into clusters, such that a sum of weights of the edges whose endpoints are in different clusters is minimized, and such that, for any cluster, a sum of weights of the nodes in the cluster is no greater than an upper bound corresponding to a size of a next level of the memory hierarchy.

3. (AMENDED) The method of claim 2 further comprising the steps of:

h) making the next PEG the PEG to be partitioned for an additional level of the memory hierarchy, if any; and

i [f]) repeating steps b through f for the additional level of the memory hierarchy, if any.

4. (UNCHANGED) The method of claim 1 wherein the upper bound is a multiple of a size of a level of the memory hierarchy.

5. (AMENDED) The method of claim 3 wherein the upper bound for a level of the memory hierarchy, other than a first level, is a size of a level of the memory [level] divided by an upper bound used to partition a next lower level of the memory hierarchy.

6. (AMENDED) The method of claim 3 further comprising the steps of:
removing a basic block whose size is greater than the upper bound from the partitioning step; and

[reintegrating] including the removed basic block [whose size is greater than the upper bound into] in a next repetition of steps b through f.

7. (AMENDED) An article of manufacture for use in a computer system for restructuring a program comprising basic blocks for execution by a processor having a memory hierarchy [comprising] comprised of a plurality of levels, [said] the article of manufacture comprising a computer-readable storage medium having a computer program embodied in [said] the medium which may cause the computer system to:

a) construct a Program Execution Graph (PEG) corresponding to a first level of the memory hierarchy from control flow and frequency information from a profile of the program, the PEG comprising a weighted undirected graph comprising nodes and edges, each node representing [the] a basic block[s] , each [and] edge[s] representing a transfer of control between a pair[s] of the basic blocks, each of the nodes having a weight equal to the size of the basic block represented by the node, and each of the edges having a weight equal to a frequency of transition between a pair of basic blocks represented by a pair of nodes connected by the edge;

b) for the first level of the memory hierarchy, partition the nodes of the PEG into clusters, such that a sum of weights of the edges whose endpoints are in different clusters is minimized, and such that, for any cluster, a sum of weights of the nodes in the cluster is no greater than an upper bound corresponding to the first level of the memory hierarchy; and

c) restructure the basic blocks into contiguous code corresponding to the clusters, such that the basic blocks that communicate extensively with each other are on a same level of the memory hierarchy, in order to reduce communications between the basic blocks across the levels of the memory hierarchy.

8. (AMENDED) The article of manufacture of claim 7 wherein the computer program may further cause the computer system to:

d) for a next level of the memory hierarchy, construct a next PEG from the clusters of the partitioned PEG, such that a node in the next PEG corresponds to a cluster in the partitioned PEG, and such that there is an edge between two nodes in the next PEG if there is an edge between components of the clusters represented by the two nodes; [and]

e) assign a weight to each node of the next PEG; [and]

f) assign a weight to an edge between a pair of nodes of the next PEG representing a pair of clusters of the partitioned PEG, the edge weight being a summation of weights of edges in the partitioned PEG having endpoints in the pair of clusters in the partitioned PEG; and

g) partitioning the nodes of the next PEG into clusters, such that a sum of weights of the edges whose endpoints are in different clusters is minimized, and such that, for any cluster, a sum of weights of the nodes in the cluster is no greater than an upper bound corresponding to a size of a next level of the memory hierarchy.

9. (AMENDED) The article of manufacture of claim 8 wherein the computer program may further cause the computer system to:

h) make the next PEG the PEG to be partitioned for an additional level of the memory hierarchy, if any; and

i [f]) repeat steps b through f for the additional level of the memory hierarchy, if any.

10. (UNCHANGED) The article of manufacture of claim 7 wherein the upper bound is a multiple of a size of a level of the memory hierarchy.

11. (AMENDED) The article of manufacture of claim [10] 2 wherein the upper bound for a level of the memory hierarchy, other than a first level, is a size of a level of the memory hierarchy level divided by an upper bound used to partition a next lower level of the memory hierarchy.

12. (AMENDED) The article of manufacture of claim 9 wherein the computer program may further cause the computer system to:

remove a basic block whose size is greater than the upper bound from the partitioning step;
and

[reintegrate] include the removed basic block [whose size is greater than an upper bound
into] in a next repetition of steps b through f.

13. (AMENDED) A computer system for restructuring a program comprising basic blocks
for execution by a processor having a memory hierarchy comprised of a plurality of levels, the
computer system comprising:

a) a Program Execution Graph (PEG) corresponding to a first level of the memory hierarchy
constructed from control flow and frequency information from a profile of the program, the PEG
comprising a weighted undirected graph comprising nodes and edges, each node representing [the]
a basic block[s], each [and] edge[s] representing a transfer of control between [pairs] a pair of
the basic blocks, each of the nodes having a weight equal to the size of the basic block represented
by the node, and each of the edges having a weight equal to a frequency of transition between a pair
of basic blocks represented by a pair of nodes connected by the edge;

b) a partition of the nodes of the PEG into clusters for the first level of the memory
hierarchy, such that a sum of weights of the edges whose endpoints are in different clusters is
minimized, and such that, for any cluster, a sum of weights of the nodes in the cluster is no greater
than an upper bound corresponding to a size of the first level of the memory hierarchy; and

c) a restructuring of the basic blocks into contiguous code corresponding to the clusters,
such that the basic blocks that communicate extensively with each other are on a same level of the
memory hierarchy, in order to reduce communications between the basic blocks across the levels of
the memory hierarchy.

14. (AMENDED) The computer system of claim 13 further comprising:

d) a next PEG constructed from the clusters of the partitioned PEG for a next level of the
memory hierarchy, such that a node in the next PEG corresponds to a cluster in the partitioned
PEG, and such that there is an edge between two nodes in the next PEG if there is an edge between
components of the clusters represented by the two nodes; [and]

e) a weight assigned to each node of the next PEG; [and]

f) a weight assigned to an edge between a pair of nodes of the next PEG representing a pair of clusters of the partitioned PEG, the edge weight being a summation of weights of edges in the partitioned PEG having endpoints in the pair of clusters in the partitioned PEG; and

g) a partitioning of the nodes of the next PEG into clusters such that a sum of weights of the edges whose endpoints are in different clusters is minimized, and such that, for any cluster, a sum of weights of the nodes in the cluster is no greater than an upper bound corresponding to a size of a next level of the memory hierarchy.

15. (AMENDED) The computer system of claim 14 further comprising:

h) a conversion of the next PEG into the PEG to be partitioned for an additional level of the memory hierarchy, if any; and

i [f]) a repetition of elements b through f for the additional level of the memory hierarchy, if any.

16. (UNCHANGED) The computer system of claim 13 wherein the upper bound is a multiple of a size of a level of the memory hierarchy.

17. (AMENDED) The computer system of claim 15 wherein the upper bound for a level of the memory hierarchy, other than a first level, is a size of a level of the memory hierarchy level divided by an upper bound used to partition a next lower level of the memory hierarchy.

18. (AMENDED) The computer system of claim 15 further comprising:

a removal of a basic block whose size is greater than the upper bound from the partitioning step; and

[a reintegration] an inclusion of the removed basic block [whose size is greater than the upper bound into] in a next repetition of elements b through f.

REMARKS

Prior to a first Office Action in this application, Applicants request that original claims 1, 2, 3, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 17, and 18 be amended. These amended claims do not involve any

new matter or objectionable changes. When the Examiner takes this application up for action, he is requested to take the foregoing into account.

It is submitted that this application is now in good order for allowance and such allowance is respectfully solicited. Should the Examiner believe minor matters still remain that can be resolved in a telephone interview, the Examiner is urged to call Applicants' undersigned attorney.

Respectfully submitted,

Dz Ching Ju et al.

By their attorneys,

GATES & COOPER

6701 Center Drive West, Suite 1050
Los Angeles, California 90045
(310) 641-8797

Date: October 10, 2000

By: 

Name: George H. Gates

Reg. No.: 33,500

GHG/io

SPECIFICATION

IBM Docket No. ST9-95-010

Express Mail #: EG340732293US

TO ALL WHOM IT MAY CONCERN:

BE IT KNOWN that We, Dz Ching Ju of Sunnyvale, California and citizen of the Taiwan, Kalyan Muthukumar of Cupertino, California and citizen of India, Shankar Ramaswamy of Bethel Park, Pennsylvania, and citizen of India, and Barbara Bluestein Simons of Palo Alto, California, and citizen of the United States, have invented new and useful improvements in

A METHOD OF, SYSTEM FOR, AND COMPUTER PROGRAM PRODUCT FOR PROVIDING EFFICIENT UTILIZATION OF MEMORY HIERARCHY THROUGH CODE RESTRUCTURING

of which the following is a specification:

TITLE OF THE INVENTION

A METHOD OF, SYSTEM FOR, AND COMPUTER PROGRAM PRODUCT FOR
PROVIDING EFFICIENT UTILIZATION OF MEMORY HIERARCHY
THROUGH CODE RESTRUCTURING

CROSS REFERENCES TO RELATED APPLICATIONS

**STATEMENT AS TO RIGHTS TO INVENTIONS MADE UNDER FEDERALLY
SPONSORED RESEARCH AND DEVELOPMENT**

A portion of the Disclosure of this patent document contains material which is subject to copyright protection. The copyright owner has no objection to the facsimile reproduction by anyone of the patent document or the patent disclosure, as it appears in the Patent and Trademark Office patent file or records, but otherwise reserves all copyright rights whatsoever.

BACKGROUND OF THE INVENTION

1. Field of the Invention

This invention relates generally to optimizing compilers for development of computer programs for use on a computer, and more particularly to code restructuring.

2. Description of the Related Art

Advances in processor designs have provided very high speed instruction processing. In order to sustain this speed, processors need very effective usage of the memory hierarchy of the machines. Ensuring effective usage is difficult for large programs like compilers or database engine codes that have complex control flow. This occurs, for example, as a result of having to consider inputs of different types or handle error conditions appropriately. Consequently, code generated for large complex programs consists of sections that are heavily executed intermingled with sections that are infrequently executed, resulting in poor utilization of the memory hierarchy. *Code restructuring* may improve memory hierarchy utilization and, consequently, performance.

The state of the art of code restructuring techniques is described in Simons (B. Simons, "Code Positioning for Procedures and Basic Blocks," IBM Technical Report ADTI-1994-006; also available as IBM Santa Teresa Laboratory Technical Report TR 03.580.). Two representative techniques described by Simons include the IBM Heatshrink and the IBM AOPT products. Heatshrink, a trace-directed program restructuring (TDPR) tool, was designed and implemented by Randy R. Heisch. A more detailed description of Heatshrink is given in Heisch (R. R. Heisch, "Trace-Directed Program Restructuring for AIX Executables", *IBM Journal of Research and Development*, vol. 38, September 1994.). AOPT, a stand-alone tool developed by Itai Nahshon, attempts to locate a "hot path" in the code and then move the entire path as a single entity, rather than move individual basic blocks.

1 Profile information, used by both Heatshrink and AOPT, is obtained by AOPT. Profiling involves
2 running code using sample or representative inputs. Based on the behavior of the code on the given
3 inputs, one makes assumption about its behavior on all inputs. Heatshrink and AOPT both perform
4 global reordering of basic blocks and are bundled together as part of FDPR (Feedback Directed
5 Program Restructuring tool), an IBM Licensed Program Product for IBM AIX Operating System,
6 Version 4.1.

7
8 Pettis et al. (K. Pettis and R. C. Hansen, "Profile Guided Code Positioning," *Proceedings of*
9 *the ACM SIGPLAN '90 Conference on Programming Language Design and Implementation (PLDI)*,
10 pp. 16-27, June 1990.) follow a different approach, that also relies on profiling information, but that
11 moves executed basic blocks only *within* a procedure in addition to moving procedures. Basic blocks
12 that are not executed according to the profile data are moved to a separate region at the end of an
13 ordering.

14
15 These and other conventional techniques for code restructuring attempt to keep frequently
16 executed code close together in memory. Intuitively, such an approach tries to retain the working set
17 of frequently executed code in cache. If the working set fits in the cache, this approach is reasonable;
18 on the other hand, if the cache is small or if the effective portion of the cache available to an
19 application is small due to multiprogramming, conventional code restructuring techniques may not
20 perform well. A major flaw of these conventional approaches is that "closeness" in memory does not
21 actually relate to cache or paging performance. Two basic blocks may be "close" together in
22 memory, and yet there may still be a cache miss or page fault transitioning between the two basic
23 blocks, or they may be very far apart and still cause the same effect of a cache miss or page fault.
24 Thus, conventional code restructuring techniques fail to realize that blocks interacting frequently
25 should be kept in the same cache line or page rather than "close" to each other in memory.
26 Conventional code restructuring techniques also fail to realize that memory hierarchy hardware
27 parameters such as cache line size, page size, cache associativity size and translation lookaside buffer
28 (TLB) size may be considered in determining the code structure of an application.

1 Thus, the conventional code restructuring techniques fail to consider memory hierarchy. As
2 such, there is a need for a method of, system for, and computer program product for, providing code
3 restructuring dependent upon a memory hierarchy.

SUMMARY OF THE INVENTION

The invention disclosed herein comprises a method of, a system for, and an article of manufacture for providing code restructuring based on profiling information and memory hierarchy, that is also scalable to arbitrary levels of memory hierarchy.

The present invention reorders code to reduce communications across cache line and across page boundaries. The present invention also reorders code to reduce the likelihood that chunks of code that communicate with each other and that have the same cache or TLB associativity set will be assigned to different cache lines or pages. The present invention may be generalized to deal with multiple levels of cache or other types of memory hierarchy.

The present invention accomplishes this by reordering code such that chunks of code that communicate extensively with each other are on the same cache line, page, or other level of memory hierarchy. Reordering is performed by first clustering the nodes, performing first level padding of unfilled clusters with basic blocks that were not accessed in profiling, and then performing additional padding using no-operation instructions (NOP or NO-OP) to fill out any unfilled portion of that level of the memory hierarchy. For example, to reorder code for a first level cache line, nodes are clustered to reduce communications across cache lines, any of these clusters which are unfilled clusters are padded with basic blocks that were not accessed in profiling, and then any unfilled cache lines are further padded with NOPs to fill out the cache lines.

The present invention avoids set collisions by considering both memory hierarchy size and associativity. Associativity means that there is a connection between a memory location and the place in the memory hierarchy to which the data for that memory location is assigned. 4-way associativity, for example, means that the cache is divided into four sets, and each memory location is uniquely mapped into one of those four sets. This mapping may be done by using two bits of the memory location address. If a cache line is 128 bytes in size, and if a memory word contains 4 bytes, then 32 words will fit on one cache line. A primary objective of the associativity mapping is to have each

consecutive chunk of 32 words map to different associativity sets. If bits 6 and 7 of the memory location address are used to determine to which associativity set a 32 bit chunk maps, then adjacent 32 word chunks map to different sets. A set collision occurs when all the cache lines in a particular set are full. This may occur even if one of the other sets has space. As conventional processor implementations hard wire the associativity between memory and cache sets, data may not arbitrarily occupy a cache line in an associativity set that differs from the one to which the particular memory is assigned. The present invention considers both memory hierarchy size and associativity to avoid such associativity set collisions by dividing the cache size by its associativity, i.e., if an 8K cache is 4-way set associative, then $n_2 = 2048$ bytes. This n_2 falls between the cache line size, n_1 , of 128 bytes and the page size, n_3 , of 4096 bytes. Similarly, the TLB size divided by its associativity is considered. Alternative embodiments of the present invention may be modified to ignore various levels of the memory hierarchy; for example, an alternative embodiment may ignore associativity.

The present invention restructures code by constructing a *Program Execution Graph* (PEG) corresponding to a level of the memory hierarchy, partitioning this PEG to reduce estimated memory overhead costs, and constructing a PEG for a next level of the memory hierarchy from the partitioned PEG. The present invention may be performed by:

- a. constructing a *Program Execution Graph* (PEG) from control flow and frequency information from a profile of the program to be restructured. The profile of the program is produced by running the program using sample or representative inputs. The present invention assumes that the profiled program behavior is representative of the general program behavior, i.e., that basic blocks that communicate in the profiling will communicate in general. This type of profiling assumption is commonly used in practice by those skilled in the art. The PEG is a weighted undirected graph comprising nodes representing basic blocks and edges representing transfer of control between pairs of basic blocks. The weight of a node is the number of bytes in the basic block it represents, and the weight of an edge is the frequency of transition in the profiling between the pair of basic blocks it connects. Those skilled in the art recognize that the unit of measurement for the weight may be a unit other than bytes, i. e., bits, words, etc.

- 1 b. partitioning or clustering the nodes of the PEG into clusters such that the sum of the weights
2 of the nodes in any cluster is no greater than an upper bound, and the sum of the weights of
3 the edges between the clusters is minimized.
- 4
- 5 c. constructing a next PEG from the clusters of the partitioned PEG such that a node in the next
6 PEG corresponds to a cluster in the partitioned PEG, and such that there is an edge between
7 two nodes in the next PEG if there is an edge between the clusters represented by the two
8 nodes.
- 9
- 10 d. assigning weights to the nodes and edges of the next PEG to produce a PEG.
- 11
- 12 e. repeating steps b through e for each level of the memory hierarchy.
- 13
- 14 f. restructuring the basic blocks corresponding to the clusters into contiguous code starting at an
15 appropriate memory boundary, and adding NOPs as needed so that the number of memory
16 locations occupied by each cluster is equal to an upper bound of the cluster weight.
- 17

18 In accordance with one aspect of this invention, a Program Execution Graph constructor
19 constructs a Program Execution Graph (PEG), a weighted undirected graph comprising nodes
20 representing basic blocks or clusters of basic blocks and edges representing transfer of control
21 between pairs of basic blocks where each basic block in the pair is in a different cluster, wherein a
22 weight of a node of the PEG is a size of a represented basic block, and a weight of an edge is a
23 frequency of transition between a pair of basic blocks that the edge connects or a frequency of
24 transition between elements of two clusters that the edge connects.

25

26 In accordance with another aspect of this invention, the PEG, a weighted undirected graph G
27 $= (V, E)$ with edge and node weights, is partitioned into clusters such that the sum of the weights of
28 the edges whose endpoints are in different partitions is minimized and the sum of weights of nodes in
29 each set is no greater than a given upper bound.

1 In accordance with another aspect of this invention, a PEG for level i of a memory hierarchy,
2 $G_i = (V_i, E_i)$, is partitioned into clusters, and these clusters from level i are the nodes for $G_{i+1} = (V_{i+1},$
3 $E_{i+1})$, a PEG for level $i+1$ of the memory hierarchy.

4
5 In accordance with another aspect of this invention, if u and $v \in V_{i+1}$, there is edge (u, v)
6 between u and v if and only if there is an edge between some pair of nodes in G_i , one of which is in
7 the cluster corresponding to u and one of which is in cluster corresponding to v .

8
9 In accordance with another aspect of this invention, the weight of edge (u, v) in G_{i+1} is the sum
10 of the weights of the edges between component nodes of u and v in G_i .

11
12 In accordance with another aspect of this invention, the upper bound for a level of the
13 memory hierarchy may be equal to the size of that level of the memory hierarchy.

14
15 In accordance with another aspect of this invention, the upper bound for a level of the
16 memory hierarchy may be equal to a multiple of the size of that level of the memory hierarchy.

17
18 The present invention has the advantage of restructuring code responsive to a memory
19 hierarchy.

20
21 The present invention has the further advantage of reducing memory hierarchy access cost of
22 restructured code.

23
24 The present invention has the further advantage of reducing cache misses between basic
25 blocks of restructured code.

26
27 The present invention has the further advantage of reducing page faults between basic blocks
28 of restructured code.

1 The present invention has the further advantage of restructuring code responsive to multiple
2 levels of cache or other types of memory hierarchy.

3
4 The present invention has the further advantage of being extendable to deal with additional
5 memory hierarchies, such as second level (L2) or higher caches that may be introduced in future
6 machines.

0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220

BRIEF DESCRIPTION OF THE DRAWINGS

For a more complete understanding of the present invention and the advantages thereof, reference is now made to the Detailed Description in conjunction with the attached Drawings, in which:

Figure 1 shows a Program Execution Graph G_1 of a first memory hierarchy level;

Figure 2 shows a partitioned Program Execution Graph G_1 produced in accordance with the present invention;

Figure 3 shows a Program Execution Graph G_2 of a second memory hierarchy level produced from the clusters of the partitioned Program Execution Graph G_1 in accordance with the present invention;

Figure 4 shows a partitioned Program Execution Graph G_2 produced in accordance with the present invention;

Figure 5 shows a Program Execution Graph G_3 of a third memory hierarchy level produced from the clusters of the partitioned Program Execution Graph G_2 in accordance with the present invention;

Figure 6 and **Figure 7** are flowcharts illustrating the operations preferred in carrying out the present invention; and

Figure 8 shows a computer system used in performing the method of the present invention, forming part of the apparatus of the present invention, and which may use the article of manufacture comprising a computer-readable storage medium having a computer program embodied in said medium which causes the computer system to practice the present invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring now to **Figure 1** through **Figure 5**, sample Program Execution Graphs are shown to illustrate the practice of the present invention. The control flow and frequency information of the profiled program is organized in the form of a Program Execution Graph (PEG) which is a weighted undirected graph. For example, **Figure 1** illustrates a PEG G_i , generally referred to as **101**, where $G_i = (V_i, E_i)$. A node in the set of nodes V_i corresponds to a basic block that has been executed at least once during profiling. For G_i **101**, the set of nodes V_i comprises the set {A **103**, B **105**, C **107**, D **109**, E **111**, F **113**, G **115**, H **117**, I **119**, J **121**, K **123**, L **125**, M **127**, N **129**, O **131**, P **133**, and Q **135**}. An edge (u,v) , in the set of edges E_i , between nodes u and v implies that there is some transition that occurs during profiling between the two basic blocks represented by u and v . For G_i **100**, the set of nodes E_i comprises the set {(A, B) **137**, (B, C) **139**, (C, F) **141**, (F, K) **143**, (K, L) **145**, (L, N) **147**, (N, O) **149**, (O, P) **151**, (O, Q) **153**, (B, N) **155**, (F, J) **157**, (J, K) **159**, (B, E) **161**, (E, F) **163**, (B, D) **165**, (D, E) **167**, (E, G) **169**, (G, I) **171**, (I, L) **173**, (G, H) **175**, (H, I) **177**, (H, M) **179**, (M, N) **181**, and (D, M) **183**}. The weight of a node v , written $W_i(v)$, is the size (in bytes) of the basic block that v represents. In G_i **101**, node A **103** has a weight $W_i(A)$ of 114 bytes, node B **105** has a weight $W_i(B)$ of 36 bytes, C **107** has a weight $W_i(C)$ of 8 bytes, and so on. The weight of edge $e = (u,v)$, written $W_i(e)$, is the total number of transitions from basic block u to basic block v plus the total number of transitions from basic block v to basic block u . In G_i **101**, edge (A, B) **137** has a weight $W_i((A, B))$ of 556 transitions, edge (B,C) **139** has a weight $W_i((B,C))$ of 745 transitions, edge (C, F) **141** has a weight $W_i((C, F))$ of 745 transitions, and so on.

Using the initial PEG G_i for a program and given all the parameters for a n -level memory hierarchy, the present invention performs code restructuring in n or fewer steps. The i^{th} step constructs a new PEG G_{i+1} by clustering PEG G_i wherein graph partitioning is performed on G_i to produce the clustering. Clustering and graph partitioning are discussed in the following paragraphs.

A cluster, written C , is defined to be a set of nodes. A clustering of a graph G with upper bound N , written $Clust(G, N)$, is a partitioning of the nodes in G into clusters so that the sum of the node weights of the nodes in any cluster is no greater than N . Each cluster in a partitioned PEG represents a unit in the level of the hierarchy for which clustering is performed. For example, in the first stage, a unit represents the size of a cache line (in bytes) or some integral multiple of this size (to allow for basic blocks that are larger than a cache line).

The goal of a graph partitioning heuristic is to create clusters of nodes from the PEG such that the sum of the weights of the edges that have endpoints in different clusters is minimized, subject to the total weight of the nodes in each cluster not exceeding N . This goal is modeled by using a cost function $C()$. For edge e , e has zero cost in $Clust(G, N)$, written $C(e) = 0$, if both endpoints of e are in the same cluster for $Clust(G, N)$. Otherwise, e has a cost in $Clust(G, N)$, $C(e) = 1$. Those skilled in the art recognize that costs other than zero or one may be assigned by the cost function for the purposes of partitioning the graph. The goal is to compute a clustering that minimizes the sum of $C(e)$ times $W(e)$ for all edges e in E . The result of graph partitioning is to create the clusters, i.e., to assign values to $C(e)$ for all edges e in E . If $C(e) = 0$, then the endpoints of edge e are in the same cluster; otherwise, the endpoints of edge e are in different clusters.

Each cluster represents a unit in the stage of the hierarchy for which clustering is performed. Because a basic block may be larger than a cache line, the first stage of the heuristic allows a cluster to be the size of some multiple of the number of bytes in a cache line. At each subsequent stage, the clusters are limited to the size of the portion of the memory hierarchy being considered, for example, a memory page size. However, if for some reason this cluster size is not preferred, the heuristic may be easily modified to assign a different value to the cluster size.

The cost function is an approximation of the memory hierarchy overhead incurred by the restructured program on a real machine. Formally, the code restructuring problem may be defined as a first minimization of Φ_1 , then a minimization of Φ_2 , then a minimization of Φ_3, \dots , and a final minimization of Φ_k , where k is the number levels in the memory hierarchy, and where:

$$\Phi_i = \sum_{e \in E_i} C(e) \times W(e)$$

The objective is to construct a clustering $Clust(G_i, N_i)$ so that Φ_i is the summation of the product of $C(e)$ and $W(e)$ for all e in E_i ; where $C(e) = 0$ if both endpoints of e are in the same cluster and $C(e) = 1$ otherwise; where the sum of the node weights of the nodes in each cluster in $Clust(G_i, N_i)$ is no greater than N_i , and where N_i is some multiple of the cache line size.

For example, if a cache line size is 128 bytes, N_i may be set to 128 bytes, and G_i may be partitioned into clusters such that the sum of the node weights of the nodes in each cluster is no greater than 128 bytes where N_i is a multiple of one times the cache line size. Such a partitioning of G_i yields a clustering $Clust(G_i, N_i) = \{\{A\ 103\}, \{B\ 105, C\ 107, F\ 113\}, \{J\ 121\}, \{K\ 123, L\ 125\}, \{D\ 109, E\ 111\}, \{G\ 115, H\ 117, I\ 119\}, \{M\ 127, N\ 129\}, \{O\ 131, P\ 133, Q\ 135\}\}$. Clustering $Clust(G_i, N_i)$ is illustrated in Figure 2 where cluster 205 comprising $\{A\ 103\}$ has a node weight sum of 114 bytes; cluster 210 comprising $\{B\ 105, C\ 107, F\ 113\}$ has a node weight sum of 126 bytes; cluster 215 comprising $\{J\ 121\}$ has a node weight sum of 92 bytes; cluster 220 comprising $\{K\ 123, L\ 125\}$ has a node weight sum of 94 bytes; cluster 225 comprising $\{D\ 109, E\ 111\}$ has a node weight sum of 86 bytes; cluster 230 comprising $\{G\ 115, H\ 117, I\ 119\}$ has a node weight sum of 120 bytes; cluster 235 comprising $\{M\ 127, N\ 129\}$ has a node weight sum of 80 bytes; and cluster 240 comprising $\{O\ 131, P\ 133, Q\ 135\}$ has a node weight sum of 104 bytes.

Once a clustering on G_i is constructed, "padding" is performed by adding basic blocks that were not executed during the profiling to clusters that have capacity, i.e. where the sum of the weights of the nodes in the cluster is less than N_i and where adding the un-executed basic block will not cause the sum of the cluster's weights to exceed N_i . If there are still basic blocks remaining that have not been added to any of the clusters, and if there is no more cluster capacity to absorb these basic blocks, then they are grouped into additional clusters of their own. The technique of adding the un-executed basic block nodes to the clusters or of putting them into their own clusters is called bin packing. A greedy bin packing heuristic may be used for performing the bin packing.

Although the example of **Figure 2** does not contain any un-executed basic blocks that may be used for padding (as the initial PEG does not include un-executed basic blocks in its node set), if there is an additional unexecuted basic block whose size is less than 48 bytes, it may be padded into the cluster 235 with node M 127 and node N 129 yielding a padded cluster whose sum of node weights does not exceed $N_1 = 128$. In a similar manner, a greedy bin packing heuristic may pad the other clusters.

Once all of the basic blocks have been put into some cluster, then the next stage is performed which is the construction of a graph $G_2 = (V_2, E_2)$. Each node in V_2 corresponds to a cluster in G_1 , and each node in V_2 has a weight of one. This weight corresponds to the assignment of N_1 bytes to the basic blocks in each cluster. An edge $e = (u, v)$ exists in E_2 if and only if both u and v are in V_2 , u and v correspond to different clusters, and there is some edge in E_1 from one of the nodes in the cluster represented by u to some node in the cluster represented by v , or visa versa. The weight of e is the sum of the weights of all edges in E_1 that have endpoints in the two clusters (u and v).

Referring next to **Figure 3**, a graph $G_2 = (V_2, E_2)$ constructed from the clusters $Clust(G_1, N_1)$ of G_1 is illustrated. G_2 is constructed by creating a node corresponding to each cluster of $Clust(G_1, N_1)$ such that node A 305 corresponds to cluster 205, node BCF 310 corresponds to cluster 210, node J 315 corresponds to cluster 215, node KL 320 corresponds to cluster 220, node DE 325 corresponds to cluster 225, node GHI 330 corresponds to cluster 230, node MN 335 corresponds to cluster 235, and node OPQ 340 corresponds to cluster 240. Each of the nodes $V_2 = \{A\ 305, BCF\ 310, J\ 315, KL\ 320, DE\ 325, GHI\ 330, MN\ 335, OPQ\ 340\}$ is assigned a weight of one. Edges E_2 are then constructed between various nodes V_2 where an edge $e = (u, v)$ exists in E_2 if and only if both u and v are in V_2 , u and v correspond to different clusters, and there is some edge in E_1 from one of the nodes in the cluster represented by u to some node in the cluster represented by v , or visa versa. For example, edge (BCF, DE) 350 is created as there is an edge (B, D) 165 between node B 105 and node D 109, and as node B 105 and node D 109 are in different clusters, node B 105 being in cluster 210 and node D 109 being in cluster 225. In a similar manner, edges (A, BCF) 345, (BCF, KL) 355, (BCF, J) 365, (BCF, MN) 370, (DE, MN) 375, (DE, GHI) 380, (GHI, MN) 385, (GHI, KL) 390, (J,

KL) 392, (KL, MN) 394, and (MN, OPQ) 396 are created. Weights are then assigned to the edges of E_2 , where the weight of an edge (u, v) in E_2 is the sum of the weights of all edges in E_1 that have endpoints in the two clusters u and v . For example, edge (BCF, DE) 350 is assigned a weight of 440, the sum of the edge weights of edge (B, D) 165, edge (B, E) 161, and edge (E, F) 163, all of these edges having endpoints in cluster 210 and cluster 225. In a similar manner, edge weights of 556, 700, 750, 88, 200, 360, 800, 112, 128, 470, and 500, respectively, are assigned to edges (A, BCF) 345, (BCF, KL) 355, (BCF, J) 365, (BCF, MN) 370, (DE, MN) 375, (DE, GHI) 380, (GHI, MN) 385, (GHI, KL) 390, (J, KL) 392, (KL, MN) 394, and (MN, OPQ) 396.

Let n_2 be the size of the next level of the memory hierarchy, typically the page size in bytes. Set $N_2 = n_2/N_1$. Then the same clustering heuristic is applied to G_2 , using the same cost function C , i.e. counting only those edges that have end points in different clusters in G_2 . This partitioning of G_2 is used to construct graph $G_3 = (N_3, E_3)$ by making each node in V_3 correspond to a cluster in V_2 , and having an edge in E_3 if and only if there is some edge in E_2 that has end points in nodes in the two clusters represented by the endpoints of the E_3 edge. Again the nodes have a weight of one, and the edges have weights corresponding to the sum of the weights on the edges in G_2 that run between some node in cluster u and some node in cluster v .

For example, if n_2 , the size of the next level of the memory hierarchy, is 512 bytes, then set $N_2 = n_2/N_1 = 512/128 = 4$. G_2 may be partitioned into clusters such that the sum of the node weights of the nodes in each cluster is no greater than 4. Such a partitioning of G_2 yields a clustering $Clust(G_2, N_2) = \{ABCFJKL \text{ 410 and DEGHIMNOPQ 420}\}$ as illustrated in Figure 4. A graph $G_3 = (V_3, E_3)$ may be constructed from the clusters $Clust(G_2, N_2)$ of G_2 as illustrated in Figure 5. G_3 is constructed by creating a node corresponding to each cluster of $Clust(G_2, N_2)$ such that node ABCFJKL 510 corresponds to cluster 410, and node DEGHIMNOPQ 520 corresponds to cluster 420. Each of the nodes $V_3 = \{ABCFJKL \text{ 510, DEGHIMNOPQ 520}\}$ is assigned a weight of one. Edges E_3 are then constructed between various nodes V_3 where an edge $e = (u, v)$ exists in E_3 if and only if both u and v are in V_3 , u and v correspond to different clusters, and there is some edge in E_2 from one of the nodes in the cluster represented by u to some node in the cluster represented by v , or

visa versa. For example, edge (ABCFJKL, DEGHIMNOPQ) 530 is created as there is an edge (BCF, DE) 350 between node BCF 310 and node DE 325 which are in different clusters, node BCF 310 being in cluster 410 and node DE 325 being in cluster 420. Weights are then assigned to the edges of E_3 where the weight of an edge (u, v) in E_3 is the sum of the weights of all edges in E_2 that have endpoints in the two clusters u and v . For example, edge (ABCFJKL, DEGHIMNOPQ) 530 is assigned a weight of 1110, the sum of the edge weights of edge (BCF, DE) 350, edge (KL, GHI) 390, edge (KL, MN) 470, and edge (BCF, MN) 370, all of these edges having endpoints in cluster 510 and cluster 520.

This process of graph partitioning may be repeated for each level of the memory hierarchy for $i > 1$. For level i of the memory hierarchy, let n_i be the size of the memory hierarchy, and set $N_i = n_i/N_{i-1}$. Then the same clustering heuristic is applied to G_i using the same cost function C , i.e. counting only those edges that have end points in different clusters in G_i . This partitioning of G_i is used to construct graph $G_{i+1} = (N_{i+1}, E_{i+1})$ by making each node in V_{i+1} correspond to a cluster in V_i and having an edge in E_{i+1} if and only if there is some edge in E_i that has end points in nodes in the two clusters represented by the endpoints of the E_{i+1} edge. Again the nodes have a weight of one, and the edges have weights corresponding to the sum of the weights on the edges in G_i that run between some node in cluster u and some node in cluster v .

One of the advantages of the present invention is that it may be generalized to deal with memory hierarchies with an arbitrary number of levels. In particular, the present invention may be applied to future improvements to memory hierarchy hardware.

Another advantage of the present invention is that it may be modified to deal with special cases. An example of such a special case occurs when a pair of basic blocks need to be close in memory. In this case, the edge connecting the two basic blocks may be given an exceedingly large weight, thereby forcing the two basic blocks into the same cluster if together they don't exceed the upper bound on the cluster size. This approach may also be generalized to the case in which several basic blocks are required to be close together in memory.

1 The present invention may also be modified to deal with the case of a program with a few very
2 large basic blocks. Assume basic blocks B_n , B_j , and B_k have weights larger than the size of the cache
3 line, and that the weights of all the other basic blocks are no greater than the cache line size. Define
4 $G'_1 = G_1 - \{B_n, B_j, B_k\}$, i.e. the PEG that is obtained by removing B_n , B_j , and B_k from the problem input.
5 Let N_1 = the cache line size, and let $Clust(G'_1, N_1)$ be the clustering that is computed by the heuristic.
6 $Clust(G'_1, N_1) + \{B_n, B_j, B_k\}$ may then be used as the input node set to the next stage of the heuristic.
7

8 As the nodes representing B_n , B_j , and B_k have weights greater than the value used for N_1 in the
9 first stage of the partitioning, the weight of the node in V_2 that corresponds to B_i is p_i where p_i is the
10 smallest integer such that $p_i * N_1 \geq$ the number of bytes in B_i . Values p_j and p_k for B_j and B_k
11 respectively, are similarly computed. The heuristic may then be applied to G_2 , with the above
12 modifications. Note that this assumes that none of B_n , B_j , and B_k is larger in bytes than n_2 . If that is
13 not the case, then again the very large basic block(s) may be removed from consideration and
14 reintegrated at the next stage of the heuristic.
15

16 Referring next to **Figure 6** and **Figure 7**, flowcharts illustrating operations preferred in
17 carrying out the present invention are shown. In the flowcharts, the graphical conventions of a
18 diamond for a test or decision and a rectangle for a process or function are used. These conventions
19 are well understood by those skilled in the art, and the flowcharts are sufficient to enable one of
20 ordinary skill in the art to write code in any suitable computer programming language.
21

22 Referring now to **Figure 6**, the process of the invention, generally referred to as **600**, begins
23 at process block **610**. Thereafter, process block **615** determines memory hierarchy parameters such
24 as the number of levels in the memory hierarchy and the size of each such level, and process block
25 **620** profiles the target program. The profiler gathers information comprising identification of basic
26 blocks, control flow between basic blocks, and frequencies of transition between basic blocks. The
27 present invention assumes a program is divided into basic blocks, where a basic block is a contiguous
28 sequence of instructions with a single entry into and a single exit out of this sequence. In addition,
29 the present invention assumes information about the transfer of control between basic blocks and the

frequency with which the transfer occurs during actual program execution. This information may be made available through the use of profiling techniques well known to those skilled in the art such as the teachings summarized in Simons (B. Simons, "Code Positioning for Procedures and Basic Blocks," IBM Technical Report ADTI-1994-006; also available as IBM Santa Teresa Laboratory Technical Report TR 03.580.). Responsive to the profiler provided information, process block 625, a Program Execution Graph constructor, constructs a Program Execution Graph (PEG), a weighted undirected graph comprising nodes representing basic blocks and edges representing transfer of control between pairs of basic blocks. In this PEG produced by the Program Execution Graph constructor, a weight of a node of the PEG is a size of a represented basic block, and a weight of an edge is a frequency of transition in the profiling between a pair of basic blocks that the edge connects. Process block 630 then initializes a memory hierarchy level i to one, and sets n_i equal to a smallest power of 2 that is a multiple of the cache line size and that is greater than the sizes of all basic block sizes. Thereafter, process block 635 applies a heuristic H to partition G_i into $Clust(G_i, N_i)$, a partitioning of the nodes in G_i into clusters so that the sum of the node weights of the nodes in any cluster is no greater than N_i . The heuristic H solves the relaxed graph partitioning problem, and such heuristics are well known to those skilled in art such as the teachings of Barnard et al. (S. T. Barnard and H. D. Simon, "Fast Multilevel Implementation of Recursive Spectral Bisection for Partitioning Unstructured Problems," *Concurrency: Practice and Experience*, vol.6(2), pp.101-117, April 1994.). After clustering is performed on G_i , process block 640 pads the clusters with unexecuted nodes by adding basic blocks that were not executed during the profiling to clusters that have capacity, i.e. where the sum of the weights of the nodes in the cluster is less than N_i and where adding the un-executed basic block will not cause the sum of the cluster's weights to exceed N_i . This padding is performed to reduce unused memory. If there are still basic blocks remaining that have not been added to any of the clusters, and if there is no more cluster capacity to absorb these basic blocks, then process block 640 groups these unexecuted nodes into additional clusters of their own. The technique of adding the un-executed basic block nodes to the clusters or of putting them into their own clusters is called bin packing. A greedy bin packing heuristic, which is well known to those skilled in art such as the teachings of Garey et al. (Garey, Michael and Johnson, David S. *Computers and Intractability, A Guide to the Theory of NP Completeness*, pages 124-127, W. H. Freeman &

Co., San Francisco, Ca., 1979) may be used to perform the bin backing. Process block 645 then creates the next level PEG G_2 from the level 1 partitioned PEG $Clust(G_1, N_1)$. In this graph $G_2 = (V_2, E_2)$ constructed by process block 645, each node in V_2 corresponds to a cluster in G_1 , and each node in V_2 has a weight of one. This weight corresponds to the assignment of N_1 bytes to the basic blocks in each cluster. An edge $e = (u, v)$ exists in E_2 if and only if both u and v are in V_2 , u and v correspond to different clusters, and there is some edge in E_1 from one of the nodes in the cluster represented by u to some node in the cluster represented by v , or visa versa. The weight of e is the sum of the weights of all edges in E_1 that have endpoints in the two clusters (u and v).

Higher levels of the memory hierarchy, i greater than 1, are processed by a loop comprising decision block 650 and process blocks 655, 660, 665, and 670. Decision block 650 begins the loop for each level i of the memory hierarchy. As the loop begins, decision block 650 determines if level i is less than or equal to a maximum number of levels. If so, then process block 655 increments level i , and then process block 660 sets n_i equal to the size of the memory hierarchy for level i , i.e., to the page size in bytes for the page level of the memory hierarchy. Thereafter, process block 665 applies a heuristic H to partition G_i into clusters having sizes no greater than $N_i = n/N_{i-1}$ to produce $Clust(G_i, n/N_{i-1})$. Process block 665 may perform this clustering in the same manner as process block 635 or it may use a different partitioning heuristic. Thereafter, process block 670 creates the next level PEG G_{i+1} from the level i partitioned PEG $Clust(G_i, n/N_{i-1})$. In this graph $G_{i+1} = (V_{i+1}, E_{i+1})$ constructed by process block 670, each node in V_{i+1} corresponds to a cluster in G_i and each node in V_{i+1} has a weight of one. An edge $e = (u, v)$ exists in E_{i+1} if and only if both u and v are in V_{i+1} , u and v correspond to different clusters, and there is some edge in E_i from one of the nodes in the cluster represented by u to some node in the cluster represented by v , or visa versa. The weight of e is the sum of the weights of all edges in E_i that have endpoints in the two clusters (u and v). Process block 670 performs this PEG construction in the same manner as process block 645. Thereafter, processing loops back to decision block 650, the beginning of the loop, to process the next level $i+1$.

Returning now to decision block 650, if level i is not less than or equal to a maximum number of levels, then process block 675 reorders basic blocks in memory by grouping all of the nodes of a

1 cluster in an adjacent order; process block 680 adds NOPs to fill out the unused portion of memory
2 for that memory hierarchy level for each level of the memory hierarchy; process block 685 stores the
3 reordered and padded basic blocks in memory beginning with the first memory location after a
4 boundary for all the memory levels; and then the process ends at process block 690.

5
6 Referring now to Figure 7, an expansion of process block 670 is illustrated. After process
7 block 665 partitions the PEG, then process block 710, process block 720, process block 730, and
8 process block 740 construct a Program Execution Graph G_{i+1} for the next higher level $i + 1$ wherein
9 the nodes N_{i+1} of G_{i+1} are constructed from the clusters $Clust(G_i, n_i / N_{i,j})$ of G_i . Process block 720
10 assigns a weight of one to each node in N_{i+1} . Process block 730 assigns edges E_{i+1} in G_{i+1} by placing
11 an edge (u, v) between u and v , for each u and v of N_{i+1} , if and only if there is an edge between a pair
12 of nodes in G_i , one of which is in the cluster corresponding to u and one of which is in cluster
13 corresponding to v . Process block 740 assigns weights to the edges E_{i+1} in G_{i+1} ; the weight of an
14 edge (u, v) in G_{i+1} is the sum of the weights of the edges between component nodes in G_i of the
15 clusters, corresponding to u and v . Thereafter, processing loops back to decision block 650, the
16 beginning of the loop, to process the next level $i+1$.

17
18 In an alternative embodiment of the present invention, only a single loop may be used for
19 processing all levels of the memory hierarchy. In this alternative embodiment, process block 665 may
20 be modified to include the functionality of process block 635 so that process block 665 partitions all
21 PEG's. Process block 670 may also be modified to include the functionality of process block 645 so
22 that it creates the next level PEG from all partitioned PEG's. Process block 640 may be moved within
23 the loop to pad the first or additional level clusters.

24
25 After the clustering is completed, the basic blocks are reordered in memory by grouping all of
26 the nodes of a cluster in an adjacent order (process block 675), although the ordering of the basic
27 blocks within this adjacent grouping may be varied. Because clusters must not cross boundaries of
28 memory hierarchies, NOPs are added to fill out the portion of a memory hierarchy level that is not
29 filled by the clusters. For memory hierarchy level 1, NOPs are added to the end of any clusters that

1 have size less than some multiple of the cache line size so that the amount of memory required for
2 each cluster is some integral multiple of the cache line size. For each subsequent level of the memory
3 hierarchy, the minimum number of NOPs necessary to fill out the unused portion of memory for that
4 memory hierarchy level are added (process block 680). After the processing for the last memory
5 hierarchy is completed yielding the final PEG, the reordered basic blocks are stored in memory
6 starting at a boundary of all the memory levels so that all of the basic blocks from one cluster are
7 adjacent, i.e. interleaving from different clusters is not allowed (process block 685). This is true for
8 every level of the hierarchy.

9
10 Referring now to **Figure 8**, a block diagram illustrates a computer system **800** used in
11 performing the method of the present invention, forming part of the apparatus of the present
12 invention, and which may use the article of manufacture comprising a computer-readable storage
13 medium having a computer program embodied in said medium which may cause the computer system
14 to practice the present invention. The computer system **800** includes a processor **802**, which includes
15 a central processing unit (CPU) **804**, a memory **806**, and a multi-level memory cache **810** (level 1
16 cache (L1) **812** through level n cache (Ln) **814**). Additional memory, in the form of a hard disk file
17 storage **816** and a computer-readable storage device **818**, is connected to the processor **802**.
18 Computer-readable storage device **818** receives a computer-readable storage medium **820** having a
19 computer program embodied in said medium which may cause the computer system to implement the
20 present invention in the computer system **800**. The computer system **800** includes user interface
21 hardware, including a mouse **822** and a keyboard **824** for allowing user input to the processor **802**
22 and a display **826** for presenting visual data to the user. The computer system may also include a
23 printer **828**.

24
25 Although the present invention has been particularly shown and described with reference to a
26 preferred embodiment, it will be understood by those skilled in the art that various changes in form
27 and detail may be made without departing from the spirit and the scope of the invention.

CLAIMS

We claim:

- 1 1. A method of restructuring a program comprising basic blocks for execution by a processor
2 having a memory hierarchy comprising a plurality of levels, said method comprising the steps
3 of:
 - 4 a) constructing a Program Execution Graph (PEG) from control flow and
5 frequency information from a profile of the program, the PEG comprising a weighted
6 undirected graph comprising nodes representing the basic blocks and edges representing
7 transfer of control between pairs of the basic blocks, each of the nodes having a weight equal
8 to the size of the basic block represented by the node, each of the edges having a weight
9 equal to a frequency of transition between a pair of basic blocks represented by a pair of nodes
10 connected by the edge;
 - 11 b) partitioning the nodes of the PEG into clusters such that a sum of weights of
12 the edges whose endpoints are in different clusters is minimized, and such that for any cluster,
13 a sum of weights of the nodes in the cluster is no greater than an upper bound; and
 - 14 c) restructuring the basic blocks into contiguous code corresponding to the
15 clusters.

1 2. The method of claim 1 further comprising the steps of:

2 d) constructing a next PEG from the clusters of the partitioned PEG such that a
3 node in the next PEG corresponds to a cluster in the partitioned PEG, and such that there is
4 an edge between two nodes in the next PEG if there is an edge between components of the
5 clusters represented by the two nodes; and

6 e) assigning a weight to each node of the next PEG; and

7 f) assigning a weight to an edge between a pair of nodes of the next PEG
8 representing a pair of clusters of the partitioned PEG, the edge weight being a summation of
9 weights of edges in the partitioned PEG having endpoints in the pair of clusters in the
10 partitioned PEG.

1 3. The method of claim 2 further comprising the step of:

2 f) repeating steps b through f.

1 4. The method of claim 1 wherein the upper bound is a multiple of a size of a level of the
2 memory hierarchy.

1 5. The method of claim 3 wherein the upper bound for a level of the memory hierarchy, other
2 than a first level, is a size of the memory hierarchy level divided by an upper bound used to
3 partition a next lower level of the memory hierarchy.

1 6. The method of claim 3 further comprising the steps of:

2 removing a basic block whose size is greater than the upper bound from the
3 partitioning step; and

4 reintegrating the basic block whose size is greater than the upper bound into a next
5 repetition of steps b through f.

ST9-95-010

1 7. An article of manufacture for use in a computer system for restructuring a program
2 comprising basic blocks for execution by a processor having a memory hierarchy comprising a
3 plurality of levels, said article of manufacture comprising a computer-readable storage medium
4 having a computer program embodied in said medium which may cause the computer system
5 to:

6 a) construct a Program Execution Graph (PEG) from control flow and frequency
7 information from a profile of the program, the PEG comprising a weighted undirected graph
8 comprising nodes representing the basic blocks and edges representing transfer of control
9 between pairs of the basic blocks, each of the nodes having a weight equal to the size of the
10 basic block represented by the node, each of the edges having a weight equal to a frequency
11 of transition between a pair of basic blocks represented by a pair of nodes connected by the
12 edge;

13 b) partition the nodes of the PEG into clusters such that a sum of weights of the
14 edges whose endpoints are in different clusters is minimized, and such that for any cluster, a
15 sum of weights of the nodes in the cluster is no greater than an upper bound; and

16 c) restructure the basic blocks into contiguous code corresponding to the clusters.

1 8. The article of manufacture of claim 7 wherein the computer program may further cause the
2 computer system to:

3 d) construct a next PEG from the clusters of the partitioned PEG such that a node
4 in the next PEG corresponds to a cluster in the partitioned PEG, and such that there is an
5 edge between two nodes in the next PEG if there is an edge between components of the
6 clusters represented by the two nodes; and

7 e) assign a weight to each node of the next PEG; and

8 f) assign a weight to an edge between a pair of nodes of the next PEG
9 representing a pair of clusters of the partitioned PEG, the edge weight being a summation of
10 weights of edges in the partitioned PEG having endpoints in the pair of clusters in the
11 partitioned PEG.

1 9. The article of manufacture of claim 8 wherein the computer program may further cause the
2 computer system to:

3 f) repeat steps b through f.

1 10. The article of manufacture of claim 7 wherein the upper bound is a multiple of a size of a level
2 of the memory hierarchy.

1 11. The article of manufacture of claim 10 wherein the upper bound for a level of the memory
2 hierarchy, other than a first level, is a size of the memory hierarchy level divided by an upper
3 bound used to partition a next lower level of the memory hierarchy.

The article of manufacture of claim 9 wherein the computer program may further cause the computer system to:

remove a basic block whose size is greater than the upper bound from the partitioning step; and

reintegrate the basic block whose size is greater than the upper bound into a next repetition of steps b through f.

[illegible]

1 13. A computer system for restructuring a program comprising basic blocks for execution by a
2 processor having a memory hierarchy comprising a plurality of levels, said computer system
3 comprising:

4 a) a Program Execution Graph (PEG) constructed from control flow and
5 frequency information from a profile of the program, the PEG comprising a weighted
6 undirected graph comprising nodes representing the basic blocks and edges representing
7 transfer of control between pairs of the basic blocks, each of the nodes having a weight equal
8 to the size of the basic block represented by the node, each of the edges having a weight
9 equal to a frequency of transition between a pair of basic blocks represented by a pair of nodes
10 connected by the edge;

11 b) a partition of the nodes of the PEG into clusters such that a sum of weights of
12 the edges whose endpoints are in different clusters is minimized, and such that for any cluster,
13 a sum of weights of the nodes in the cluster is no greater than an upper bound; and

14 c) a restructuring of the basic blocks into contiguous code corresponding to the
15 clusters.

1 14. The computer system of claim 13 further comprising:

2 d) a next PEG constructed from the clusters of the partitioned PEG such that a
3 node in the next PEG corresponds to a cluster in the partitioned PEG, and such that there is
4 an edge between two nodes in the next PEG if there is an edge between components of the
5 clusters represented by the two nodes; and

6 e) a weight assigned to each node of the next PEG; and

7 f) a weight assigned to an edge between a pair of nodes of the next PEG
8 representing a pair of clusters of the partitioned PEG, the edge weight being a summation of
9 weights of edges in the partitioned PEG having endpoints in the pair of clusters in the
10 partitioned PEG.

1 15. The computer system of claim 14 further comprising:

2 f) a repetition of elements b through f.

1 16. The computer system of claim 13 wherein the upper bound is a multiple of a size of a level of
2 the memory hierarchy.

1 17. The computer system of claim 15 wherein the upper bound for a level of the memory
2 hierarchy, other than a first level, is a size of the memory hierarchy level divided by an upper
3 bound used to partition a next lower level of the memory hierarchy.

1 **ABSTRACT OF THE DISCLOSURE**

2

3 **A METHOD OF, SYSTEM FOR, AND COMPUTER PROGRAM PRODUCT FOR**

4 **PROVIDING EFFICIENT UTILIZATION OF MEMORY HIERARCHY**

5 **THROUGH CODE RESTRUCTURING**

6

7 Code restructuring or reordering based on profiling information and memory hierarchy is

8 provided by constructing a *Program Execution Graph* (PEG) corresponding to a level of the memory

9 hierarchy, partitioning this PEG to reduce estimated memory overhead costs below an upper bound,

10 and constructing a PEG for a next level of the memory hierarchy from the partitioned PEG. The PEG

11 is constructed from control flow and frequency information from a profile of the program to be

12 restructured. The PEG is a weighted undirected graph comprising nodes representing basic blocks

13 and edges representing transfer of control between pairs of basic blocks. The weight of a node is the

14 size of the basic block it represents and the weight of an edge is the frequency of transition between

15 the pair of basic blocks it connects. The nodes of the PEG are partitioned or clustered into clusters

16 such that the sum of the weights of the nodes in any cluster is no greater than an upper bound. A

17 next PEG is then constructed from the clusters of the partitioned PEG such that a node in the next

18 PEG corresponds to a cluster in the partitioned PEG, and such that there is an edge between two

19 nodes in the next PEG if there is an edge between the clusters represented by the two nodes. Weights

20 are assigned to the nodes and edges of the next PEG to produce a PEG, and then the PEG

21 partitioning, basic block reordering, and PEG construction steps may be repeated for each level of the

22 memory hierarchy. After the clustering is completed, the basic blocks are reordered in memory by

23 grouping all of the nodes of a cluster in an adjacent order beginning at a boundary for all the levels of

24 the memory hierarchy. Because clusters must not cross boundaries of memory hierarchies, NOPs are

25 added to fill out the portion of a memory hierarchy level that is not filled by the clusters.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Dz Ching Ju et al. Examiner: Ted T. Vo
Serial No.: Group Art Unit: 2762
Filed: Docket: ST9-95-010US2
Title: METHOD OF, SYSTEM FOR, AND COMPUTER PROGRAM PRODUCT
FOR PROVIDING EFFICIENT UTILIZATION OF MEMORY HIERARCHY
THROUGH CODE RESTRUCTURING

CERTIFICATE OF MAILING UNDER 37 CFR 1.10

'Express Mail' mailing label number: E540750213US

Date of Deposit: October 10, 2000

I hereby certify that this paper or fee is being deposited with the United States Postal Service 'Express Mail Post Office To Addressee' service under 37 CFR 1.10 and is addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.

By:


Name: Isabell Ogata

SUBMISSION OF FORMAL DRAWINGS

Attn: Official Draftsperson
Assistant Commissioner for Patents
Washington, D.C. 20231

Dear Sir:

Submitted herewith are 8 sheet(s) of Formal Drawings for the above-identified continuation patent application.

Respectfully submitted,

Dz Ching Ju et al.

By their attorneys,

GATES & COOPER

Howard Hughes Center
6701 Center Drive West, Suite 1050
Los Angeles, CA 90045
(310) 641-8797

Date: October 10, 2000

By:


Name: George H. Gates
Reg. No.: 33,500

GHG/io




FIG. 1






FIG. 2



$G_2 n_2 = 512$ bytes (not realistic)

FIG. 3



$G_2 n_2 = 512$ bytes (not realistic)

FIG. 4




FIG. 5




FIG. 8




FIG. 6a




FIG. 6b




FIG. 7

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

A Method of, System For, and Computer Program Product for Providing Efficient Utilization of Memory Hierarchy Through Code Restructuring

the specification of which (check one)

 is attached hereto.

X was filed on December 9, 1997

as Application Serial No. 08/987,911

and was amended on _____ (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)			Priority Claimed	
<u>None</u>			<u>Yes</u>	<u>No</u>
(Number)	(Country)	(Day/Month/Year Filed)		

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56, which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

<u>None</u>		
(Application Serial No.)	(Filing Date)	(Status) (patented, pending, abandoned)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

DOCKET: ST995010

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. (list name and registration number)


Prentiss W. Johnson (#33,123)
David J. Kappos (#34,357)
Marilyn Smith Dawkins (#31,140)
Ingrid M. Foerster (#36,511)

Christopher A. Hughes (#26,914)
John E. Hoel (#26,279)
Edward A. Pennington (#32,588)
Joseph C. Redmond, Jr. (#18,753)

Send correspondence to: Prentiss W. Johnson
IBM Corporation
Intellectual Property Law
555 Bailey Avenue (J46/G467)
San Jose, CA 95141-1003

Direct Telephone Calls to: Prentiss W. Johnson, (408) 463-5673

Full name of sole or first joint-inventor: Dz Ching Ju

Inventor's signature: 

Date: April 3, 1998

Residence: 1078 Robbia Drive, Sunnyvale, California 94087

Citizenship: Taiwan

Post Office Address: Same

Full name of second joint-inventor: Kalyan Muthukumar

Inventor's signature:

Date:

Residence: 20219 Camarda Court, Cupertino, California 95014

Citizenship: India

Post Office Address: Same

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

DOCKET: ST995010

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. (list name and registration number)

Prentiss W. Johnson (#33,123)
David J. Kappos (#34,357)
Marilyn Smith Dawkins (#31,140)
Ingrid M. Foerster (#36,511)

Christopher A. Hughes (#26,914)
John E. Hoel (#26,279)
Edward A. Pennington (#32,588)
Joseph C. Redmond, Jr. (#18,753)

Send correspondence to: Prentiss W. Johnson
IBM Corporation
Intellectual Property Law
555 Bailey Avenue (J46/G467)
San Jose, CA 95141-1003

Direct Telephone Calls to: Prentiss W. Johnson, (408) 463-5673

Full name of sole or first joint-inventor: Dz Ching Ju

Inventor's signature:

Date:

Residence: 1078 Robbia Drive, Sunnyvale, California 94087

Citizenship: Taiwan

Post Office Address: Same

Full name of second joint-inventor: Kalyan Muthukumar

Inventor's signature:

K Muthukumar

Date:

4/4/98


Residence: 20219 Camarda Court, Cupertino, California 95014

Citizenship: India

Post Office Address: Same

Full name of third joint-inventor: Shankar Ramaswamy

Inventor's signature:



Date: 04/09/98

Residence: 35 Highland Road, Apt. 3308, Bethel Park, Pennsylvania, 15102

Citizenship: India

Post Office Address: Same

Full name of fourth joint-inventor: Barbara Bluestein Simons

Inventor's signature:

Date:

Residence: 770 Homer Avenue, Palo Alto, California, 94301

Citizenship: U.S.A.

Post Office Address: Same

Full name of third joint-inventor: Shankar Ramaswamy

Inventor's signature:

Date:

Residence: 35 Highland Road, Apt. 3308, Bethel Park, Pennsylvania, 15102

Citizenship: India

Post Office Address: Same

Full name of fourth joint-inventor: Barbara Bluestein Simons

Inventor's signature: *Barbara Bluestein Simons*,

Date: 4/7/98

Residence: 770 Homer Avenue, Palo Alto, California, 94301

Citizenship: U.S.A.

Post Office Address: Same
